Computare (AetherOS): Difference between revisions

Jump to navigation Jump to search
AdminIsidore (talk | contribs)
No edit summary
AdminIsidore (talk | contribs)
No edit summary
 
Line 38: Line 38:
This list comprises the components required to build the initial flight simulator prototype (the "EM Oracle") based on our collaborative design plan.
This list comprises the components required to build the initial flight simulator prototype (the "EM Oracle") based on our collaborative design plan.


=== Phase 1: PCB Fabrication & Prototyping ===
=== PCB Fabrication & Prototyping ===
These items are for manufacturing the custom Kepler grid circuit board.
{| class="wikitable"
{| class="wikitable"
|+ PCB Fabrication Supplies
|+ PCB Fabrication Supplies
Line 53: Line 52:
|}
|}


=== Phase 2: Core Analog & Interfacing Components ===
=== Core Analog & Interfacing Components ===
These are the electronic components that form the active and digital interface layers of the computer.
{| class="wikitable"
{| class="wikitable"
|+ Electronics
|+ Electronics
Line 65: Line 63:
| '''ADS1115''' 16-bit ADC Breakout Board || 1 || High-precision Analog-to-Digital Converter used to read the final computed voltage ("the answer") from the board and send it to the Pi Pico.
| '''ADS1115''' 16-bit ADC Breakout Board || 1 || High-precision Analog-to-Digital Converter used to read the final computed voltage ("the answer") from the board and send it to the Pi Pico.
|-
|-
| '''MCP4725''' 12-bit DAC Breakout Boards || 4 || Digital-to-Analog Converters used to send input variables (Thrust, Drag, Velocity, Weight) as precise analog voltages from the Pi Pico to the board.
| '''MCP4275''' 12-bit DAC Breakout Boards || 4 || Digital-to-Analog Converters used to send input variables (Thrust, Drag, Velocity, Weight) as precise analog voltages from the Pi Pico to the board.
|-
|-
| '''LM358''' Dual Operational Amplifiers || Pack of 10+ || The workhorse active components used to build the differential amplifier, integrators, and scaling circuits needed to condition signals on the board.
| '''LM358''' Dual Operational Amplifiers || Pack of 10+ || The workhorse active components used to build the differential amplifier, integrators, and scaling circuits needed to condition signals on the board.
Line 72: Line 70:
|}
|}


=== Phase 3: Essential Tools & Consumables ===
=== Essential Tools & Consumables ===
These are required for assembly, testing, and debugging.
{| class="wikitable"
{| class="wikitable"
|+ Tools & Supplies
|+ Tools & Supplies
Line 86: Line 83:


== Three-Phase Development Plan ==
== Three-Phase Development Plan ==
The project will be executed in three distinct phases to ensure a robust and functional outcome.
The project is executed in three distinct phases to ensure a robust and functional outcome.
# '''Phase 1: Design and Simulation (The "Digital Twin") - COMPLETE''': Formalize the circuit schematic in KiCad, enhance the Python `aedificator_kepler.py` script to generate optimized Gerber files, and validate the entire design's performance in a simulator before any physical fabrication.
# '''Phase 1: Design and Simulation (The "Digital Twin") - <span style="color:green;">COMPLETE</span>''': Formalize the circuit schematic, enhance the Python `aedificator_kepler.py` script to generate optimized hardware description files, and validate the design's performance in a robust, command-line native simulator (`ngspice`).
# '''Phase 2: Fabrication and Calibration (The "Physical Oracle")''': First, create a process test board on acrylic to perfect the etching technique. Second, fabricate the final, high-precision computational board on FR-4. Finally, write and run a Python calibration routine to map the physical board's unique electrical characteristics.
# '''Phase 2: Fabrication and Calibration (The "Physical Oracle")''': First, create a process test board on acrylic to perfect the etching technique. Second, fabricate the final, high-precision computational board on FR-4. Finally, write and run a Python calibration routine to map the physical board's unique electrical characteristics.
# '''Phase 3: Integration and "Virtuous Service" (The "Live System")''': Deploy the final host application on the Raspberry Pi, integrating the calibration map. Develop the user-facing applications, such as a real-time EM Diagram Plotter and a Rutowski Path Solver, to utilize the analog computer.
# '''Phase 3: Integration and "Virtuous Service" (The "Live System")''': Deploy the final host application on the Raspberry Pi, integrating the calibration map. Develop the user-facing applications, such as a real-time EM Diagram Plotter and a Rutowski Path Solver, to utilize the analog computer.


== Project Status (September 12, 2025) ==
== Project Status (September 13, 2025) ==
* '''System Architecture:''' The self-learning architecture is '''stable and validated'''. The main conductor script (`praefectus_experimentum.py`) successfully orchestrates a complete design-simulate-log cycle without errors. The system has demonstrated autonomous problem-solving by successfully diagnosing a critical flaw in its simulation toolchain (the `nodrv_CreateWindow` error with LTspice) and rewriting its own code to replace the faulty component with the more robust, command-line native `ngspice` simulator.
* '''System Architecture:''' The self-learning architecture is '''stable and validated'''. The main conductor script (`praefectus_experimentum.py`) successfully orchestrates a complete design-simulate-log cycle. The system has demonstrated autonomous problem-solving by successfully diagnosing a critical flaw in its simulation toolchain (the `nodrv_CreateWindow` error with LTspice) and autonomously replacing the faulty component with the more robust `ngspice` simulator.
* '''Phase 1 Completion:''' With the successful integration of a stable simulation backend, the "Digital Twin" phase is now complete. The system can generate hardware designs and validate them in a simulated environment.
* '''Phase 1 Completion:''' With the successful integration and validation of the `ngspice` simulation backend, the "Digital Twin" phase is now '''complete'''. The `Fabrica` can generate a hardware design, create a valid SPICE netlist, execute a simulation, and correctly parse the results without error. The system is stable and ready for the next phase.
* '''Next Steps:''' The project is officially moving into '''Phase 2: Fabrication and Calibration'''. The immediate focus will be on the physical manufacturing of the first prototype. This involves using the `Aedificator` to produce a final Gerber file for a Depth-4 uniform-width grid, fabricating this design on an acrylic practice sheet, and beginning the development of the calibration routine on the Raspberry Pi Pico.
* '''Next Steps:''' The project is officially moving into '''Phase 2: Fabrication and Calibration'''. A task has been created for '''Friday, October 3, 2025''', to coincide with the arrival of the new HP Workstation/GPU. The immediate focus will be on the physical manufacturing of the first prototype, beginning with the acrylic practice boards and the development of the calibration software.